

## HIND PHOTOSTATE & BOOK CENTER

Best Quality Hand Written Notes to Crack GATE, IES,  
**PSU's & other Government Competitive/ Entrance Exams**

### **ELECTRONICS ENGINEERING**

# ACE ACADEMY

Topper Handwritten Notes

Advance Electronics

Website: [www.HindPhotostate.com](http://www.HindPhotostate.com)

Contact Us: 9311 989 030

Courier Facility All Over India

(DTDC & INDIA POST)

# Advanced Electronics

\* Books <sup>to be</sup> preferred:


→ James plumer

→ SMG - phy. & tech of SCD.







# Introduction to VLSI Technology

\*



To get this, silicon wafer




highly pure form of Si.  $\text{Si}$  electronic grade.

To make Si-wafer it should be:  $\varnothing$  1.5 - 2 mm.

- According to crystallinity :-
- 1) Amorphous - Atoms are irregular
  - 2) Crystalline - Atoms are regularly arranged
  - 3) Poly crystalline - b/n amorphous & crystalline.



1)



2)




3) grain [regular].

\* atoms in grain are regularly arranged  
\* But all grains are not regularly arranged

\* After process we got Si cannot be in "Crystalline" form, only in either "Amorphous / poly si-form."

## 1. CZ - process :- (Czochralski) :-




$\Rightarrow$  3mm/hr - Typical pull rate of crucible & seed.

$\rightarrow$  By moving, liq. Si get attached to seed & becomes as solid-Si.

$\rightarrow$  Solid-Si is ingreted into "ingot."

Heater  $\rightarrow$  made of Carbon  
quartz  $\rightarrow$   $\text{SiO}_2$



Slice &  $\Rightarrow$  polish  $\rightarrow$  1.5-2mm

\* Si obtained may contain 'C' & 'O'

$\Rightarrow$  90% appletus - this process made Si-wafers are used.

Si-ingot


\* Even though Si (1mm) we use only surface which is "few nm's"  
\* So, C & O even though present on Si-wafer, it won't effect

\* Gattering: - The process of heating of Si-wafer at very high temp. (hydriant temp), so that C & O will diffuse to bottom & it becomes pure on top is known as gattering.


\* To form even pure Si - we go for FZ process

\* FZ - process (Float Zone): -

\* Starting material is Ingot (Si) prepared from CZ-process.




→ RF heater softens the Si at particular area only.  
→ Move RF heater up & down to make softer Si at some areas.



→ O & C deposit at walls only.  
→ liquid strip float all along the ingot.  
→ Cut the material into wafers.  
→ This is known as "FZ - wafer"

\*  $\text{SiO}_2$  is very stable than Ge-oxide.


\* Energy required to break Si-O<sub>2</sub> bonds > E req. to brk Ge-O<sub>2</sub>




\* Ge should be protected as it exposes to air (O<sub>2</sub>) → reacts & becomes ash at ambient temp.

\* low Bandgap hence low leakage current

\* Nature oxide



→ RCA clean (Treating Si wafer with  $\text{HCl}$  &  $\text{H}_2\text{SO}_4$ , such that Si-wafer is free from metallic & organic impurities.




\*  $e^-$ 's in higher energy state falls to ground state to recombine is known as recombination.

\* Si + metallic impurities  $\rightarrow$   $\uparrow$  recomb. rate  $\rightarrow$  life  $\downarrow$  time  $\rightarrow \mu \downarrow$

\* RCA clean:-

Si-wafer  $\rightarrow$  DI water cleaning





\* Now obtained is pure form of Si.

\* Si- is a dopant in GaAs

III	IV	V
Ga	Si	As

\* If Si- take site of Ga  $\rightarrow$  n-type  
 Si - " " As  $\rightarrow$  p-type.

\* Equipmnt used by Compnd s.c's  $\rightarrow$  can be used by 'Si'  
 But not Vice-versa.



PVD - physical vapour deposition

Sputtering

